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AN ALL CMOS WIDEBAND VARIABLE GAIN AMPLIFIER WITH 
LINEAR-IN-dB CONTROL 
SUMMARY 
In this study, the theory and the topologies of CMOS VGA (Variable Gain 
Amplifier) are examined and the design of the proposed VGA is completed. Linear 
in dB gain characteristic, wide tuning range, wide and constant bandwidth, IIP3, IP1dB 
and NF are the most important specifications of the VGA. The bandwidths of CMOS 
VGA topologies in the literature change with control voltage because variable gain is 
obtained by changing the output impedance of the amplifier. Thus, first of all, a VGA 
core is designed to obtain constant bandwidth with respect to the control voltage 
using the folded Gilbert cell. In this structure, gain is controlled by the 
transconductances of the input transistors. On the other hand, the output impedance 
does not change so the bandwidth of the VGA is constant. The MOS-L structure as a 
bandwidth extension load is used to increase bandwidth of the circuit. In CMOS 
technology, devices do not have an exponential characteristic. Therefore, pseudo 
exponential or Taylor series approximation functions are used to obtain the 
exponential characteristic. Taylor series approximation method is used to obtain 
linear-in-dB gain characteristic. An exponential current generator circuit is designed 
using Taylor series approximation method of exponential function. VGA core of the 
proposed VGA is folded Gilbert cell, so maximum gain of this core is not high. 
Therefore, to increase the gain level of the proposed VGA, three post amplifier 
circuits are used. Spectre circuit simulator was used as the simulator. Circuit was 
verified by using UMC 0.13µm CMOS process. The designed VGA has 21 dB-in-
linear gain range and 3 GHz constant 3-dB bandwidth.    
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DORUSAL-dB KONTROLLÜ GEN BANTLI CMOS DEGKEN 
KAZANÇLI KUVVETLENDRC 
ÖZET 
Bu çalımada, CMOS VGA (Deiken Kazançlı Kuvvetlendirici) devrelerinin 
teorileri ve yapıları incelenmitir ve önerilen VGA devresinin tasarımı ve analizleri 
tamamlanmıtır. VGA’nın en önemli tasarım parametreleri dorusal-dB kazanç 
karakteristii, geni ayarlama aralıı, geni ve sabit bant genilii, IIP3, IP1dB ve NF 
dir.  Literatürdeki CMOS VGA devre yapılarının bant geniliklerinin kontrol gerilimi 
ile deimektedir çünkü deiken kazanç çıkı empedansının deitirilmesiyle elde 
edilmektedir. Bu yüzden ilk olarak, katlanmı Gilbert hücresi kullanılarak sabit bant 
genilikli CMOS VGA hücresi tasarlanmıtır. Bu yapıda kazanç giri 
transistörlerinin geçi iletkenlikleri ile kontrol edilmektedir. Dier bir yandan çıkı 
empedansı deimemektedir bu yüzden de VGA’nın bant genilii sabittir. Bant 
geniliini artırmak için MOS-L yapısı kullanılmıtır. CMOS teknolojilerde 
transistorlar üstel karakteristie sahip deillerdir. Bu yüzden, sözde üstel veya Taylor 
serisi yaklaımı fonksiyonları üstel karakteristik elde etmek için kullanılır. Dorusal-
dB kazanç karakteristii elde etmek için Taylor serisi yaklaım metodu 
kullanılmıtır. Taylor serisi yaklaım metodu kullanılarak bir üstel akım üretici 
devresi tasarlanmıtır. Önerilen VGA devresinin ana kısmı katlanmı Gilbert 
hücresidir, bu yüzden bu kısmın maksimum kazancı yüksek deildir. Bu yüzden 
önerilen VGA devresinin kazanç seviyesini artırmak için üç tane kuvvetlendirici 
kullanılmıtır. Devre gerçeklemesi Spectre devre simülatörü kullanılarak yapılmıtır. 
Benzetimler UMC 0.13µm CMOS teknolojisi model parametreleri temel alınarak 
yapılmıtır. Tasarlanan VGA 21 dB dorusal kazanç aralıına ve 3 GHz sabit 3-dB 
band geniliine sahiptir. 
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1. INTRODUCTION 
The VGA (Variable Gain Amplifier) is an important block of many systems such as 
medical equipment, disk drives and wireless communication systems etc. The VGA 
is commonly used in analog gain control (AGC) loops to obtain high dynamic range. 
High gain is required to get low noise characteristics in RF (Radio Frequency) 
systems however high gain decreases the linearity of the system. Such that, when the 
input signal level is high, some blocks saturate due to the high gain and decrease the 
linearity. In these systems, gain is controlled according to the input signal level to 
obtain constant output signal level. 
There are two ways to design the VGA. One of them is the digital VGA and other is 
the analog VGA. Digital VGA’s gain is controlled with digital control signal and the 
gain of the analog VGA is controlled with an analog control signal [1]. In general, 
digitally controlled VGA’s gain is controlled by binary weighted arrays of resistors  
 
Figure 1.1: Transceiver architecture for DS-CDMA UWB systems [4] 
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or capacitors [2], and the analog VGA’s gain is controlled by variable 
transconductance or resistance stages. The analog VGA is commonly preferred 
because of fewer control signals [3]. 
VGA can be used in different stages in receiver blocks. In Figure 1.1, an example of 
a transceiver architecture is shown. The VGA in receiver chain of the transceiver 
comes after mixer and LPF (Low Pass Filter). A signal, which is an RF signal, is 
received from the antenna and passed to the LNA (Low Noise Amplifier), and then it 
is amplified by the LNA. After that, down conversion mixer decreases the carrier 
frequency from RF to IF (Intermediate Frequency). Thus, the VGA in this system 
operates at intermediate frequencies. 
 
Figure 1.2: Block diagram of RF tuner for digital satellite broadcasting [5] 
In Figure 1.2, an RF tuner architecture for digital satellite broadcasting is shown. 
There are two VGAs in this system, RF and IF VGA. Optimum SNR (Signal to 
Noise Ratio) is obtained by a 2-stage gain-controlled amplifier. The RF-VGA comes 
after the LNA and it amplifies or attenuates signal before the mixer. Thus, this VGA 
operates in radio frequency. This stage has a 24 dB gain control range at RF input 
and allows optimizing the dynamic range at the mixer [5]. IF VGA is used in base 
band block, which comes after the mixer.  The VGA of this system helps to obtain 
specs of mixer, IIP3 and IIP2, and also increases reverse-isolation and decreases LO 
(Local Oscillator)-leakage.  
 3 
Gain control range, input third order intercept point (IIP3), NF (Noise Figure) and 
wide bandwidth are important specifications of the VGA.    
Chapter 2 includes different CMOS VGA topologies and methods to obtain linear-in 
dB gain characteristic, and also challenges of the VGA.   
Chapter 3 presents the proposed VGA and complete theoretical analysis of the blocks 
of the proposed VGA. 
Chapter 4 presents the simulation results of the proposed VGA using UMC 0.13µm 
CMOS process. 
Chapter 5 includes a review of the thesis and conclusion. 
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2. CONCEPTS AND CHALLENGES OF THE VGA 
2.1 Concepts of the VGA 
In this chapter, the different CMOS VGA topologies in literature are reviewed to 
understand methods to obtain variable gain characteristic using CMOS devices. 
Pseudo exponential and Taylor series approximation methods are introduced to 
understand how to get an exponential function using CMOS devices. And then, 
challenges and important specifications of the VGA are clarified.      
2.1.1 The VGA Circuit-1 
In CMOS technology, devices do not have an exponential characteristic so the 
exponential signal generation is not realized directly. Pseudo exponential or Taylor 
series approximation functions are used to obtain the exponential characteristic and 
these functions are respectively given by 
( )
( )ax
ax
e ax
−
+
≅
1
12  (2.1) 
( ) ( )[ ]2222 211
2
1
!2
2
!1
21 axxaxae ax ++=++≈  (2.2) 
where a  is a constant and x  is an independent variable, respectively. These 
approximations are valid for 12 <<ax  [3].  
Figure 2.2 and Figure 2.3 shows the amplifying and control circuit of the VGA in 
[3]. In this circuit, a new exponential approximation equation is realized, which is 
expressed as 
 5 
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where k  is a constant. The numerator and the denominator of equation (2.3) are the 
second-order Taylor series approximation of the exponential function for 1=k . As 
shown in Figure 2.1, the dB-in-linear range of equation (2.3) can be extended, for k  
less than unity. When k  is equal to 0.15, the dB-in-linear range is more than 60 dB 
and also linearity error is less than ± 0.5 dB. Furthermore, the new approximation of 
the exponential function has more input range of x  than that of the Taylor series 
approximation and pseudo-exponential functions as shown in Figure 2.1 [3]. 
 
Figure 2.1: Plots of various functions on dB-scale [3] 
The new exponential approximation function can easily be implemented in CMOS 
technology because long channel CMOS transistors have a square-law characteristic 
in saturation region [3]. 
The circuit in Figure 2.3 generates the numerator and the denominator of equation 
(2.3) when all transistors operate in saturation mode. To overcome the second order 
effects, the lengths of the transistor M1 and M2 should be chosen long enough. To 
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hold M1 and M2 in saturation region, the control voltage must not exceed a range of 
)( THnSS VV + - )( THpDD VV − . In saturation region, the drain current can be expressed 
as  
( ) 221 THpDDCpD VVVI +−= β  (2.4) 
( ) 222 THnSSCnD VVVI −−= β  (2.5) 
where LWCoxpp /µβ =  and LWCoxnn /µβ = , which are constant process 
parameters, and THpV  and THnV  are the threshold voltages of the P-MOS and N-MOS  
 
Figure 2.2: Amplifying block of the VGA Circuit-1 [3] 
transistors, respectively. I0 is a constant bias current and this current is added to drain 
currents of M1 and M2. These overall current 1CI  and 2CI  flow through M5 and M6. 
1CI  and 2CI  can be expressed as [3]  
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Under the condition βββ == np  and SSDD VV −=  and THTHpTHn VVV == , the ratio 
of the drain currents of the M6 and M5 can be given by [3] 
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Figure 2.3: Control block of the VGA Circuit-1 [3]  
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where ( ) ( )THDDTHDD VVaVVIk −=−= 1,2 20 β , and CVx = . k factor of the new 
approximation function can be adjusted to obtain different dB-in-linear ranges using 
the bias current I0 [3]. 
Figure 2.2 shows the schematic of the amplifying block and the common-mode 
feedback circuit. The output current 1CI  and 2CI  of the control circuit are mirrored 
by M13 and M14 to variable gain circuit. Gain of this circuit is given by 
( )
( ) 1
2
Cload
Cinput
loadm
inputm
v ILW
ILW
g
g
A ==
−
−  (2.9) 
where gm-input and gm-load are transconductance of the input transistors (M9 and M12) 
and diode connected loads (M10 and M11) respectively, where 1CI  and 2CI  are given 
by Equation (2.8) [3]. From Equation (2.8) and (2.9), gain can be calculated as an 
exponential function of control voltage VC. 
 
Figure 2.4: Measured gain versus control voltage VC of the circuit in Figure 2.2 [3]  
The output node capacitance and impedance determine the bandwidth of the circuit. 
The output impedance of the circuit can be approximated as gm-load which is 
controlled by 1CI . The bandwidth of the VGA has different values for high and low 
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gain modes because 1CI  is changed with the square root of the control voltage VC.  
Therefore, the bandwidth of the circuit varies with control voltage VC [3]. Figure 2.4 
shows the measurements of gain versus control voltage of the circuit in Figure 2.2. 
2.1.2 The VGA Circuit-2 
Schematic of the core pseudo-exponential approximation-based VGA is shown in 
Figure 2.5. This VGA is composed of a differential amplifier (M1,2) and diode-
connected loads (M3,4). Differential gain of this circuit is product of the 
transconductance of the input differential transistors (M1,2) and the output 
impedance. The output impedance is likely equal to 4,31 Mmg − , where gm-M3,4 is the 
transconductance of the diode connected load transistors. The gain can be changed 
via controlling bias current of the differential input pair and the diode-connected 
loads because the transconductance is a function of the bias current [6]. The gain of 
the VGA core in Figure 2.5 is expressed as [6]   
( )
( ) 4,34,3
2,12,1
4,3
2,1
MM
MM
Mm
Mm
v ILW
ILW
g
g
A ==
−
−  (2.10) 
 
 
Figure 2.5: Schematic of the core pseudo-exponential approximation-based VGA [6] 
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The input and output poles limit the bandwidth of the VGA in Figure 2.5. The output 
pole impedance is dominated by the diode connected transistors, so the bias current 
of these transistors changes the output pole frequency. The bandwidth is wide when 
the gain is low. On the other hand, if the gain increases, the bandwidth decreases [3].  
The input capacitance determines the input pole. In Figure 2.5, the overall 
capacitance at the input node of the input transistor is equal to GSC , which is gate-
source capacitance of the input transistor, plus Miller multiplication of GDC , which is 
gate-drain capacitance of the input transistor. From this process, input 
capacitance: GDvGS CAC )1( ++ , where vA  is as expressed in Equation (2.10). The 
input capacitance increases significantly because of Miller multiplication when the 
gain is high and this limits the bandwidth of the circuit [6].  
 
Figure 2.6: Schematic of the complete VGA in [6] 
In Figure 2.6, cascode transistors (M9,10) and active inductive load extend the 
bandwidth of the VGA. Miller multiplication can be reduced by giving same size to 
M9 (M10) and M11 (M14) because the gain from input to drain of transistor M11 is 
 11 
equal to 1/ 911 =−− MmMm gg  when the size of the input and cascode transistor are 
same. As a result, wider bandwidth is achieved by transferring the input pole to a 
higher frequency [6]. The load impedance, loadZ , is equal to 0130 ~// ZZZ M  in Figure 
2.6. The input impedance of the bandwidth extension load can be expressed as [7] 

	





+≅
−−
Cg
s
g
Z
MmMm /
11
12
0  (2.11) 
As shown from Equation (2.11), a “zero” comes to the output node from this 
extension load, and this increases the bandwidth [6]. In Figure 2.7, bandwidth 
extension and bandwidth extension load are shown. loadZ  does a peaking because of 
bandwidth extension load and this increases the bandwidth.   
 
Figure 2.7: Bandwidth extension and bandwidth extension load [6] 
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The control stage in Figure 2.6 has a differential control signal, CBIASC VVV +=+  and 
CBIASC VVV −=− , where BIASV  is the bias voltage and CV  is the differential control 
voltage. The control transistors, M15 and M16, operate in saturation mode. The bias 
current of the input transistors (M11,14) and loads (M12,13) can be expressed as [6] 
( ) 0214,11 2
1 IVVV
L
WCI THCBIASoxnM +−+= µ  (2.12) 
( ) 0213,12 2
1 IVVV
L
WCI THCBIASoxnM +−−= µ  (2.13) 
where THV  represents the threshold voltages of NMOS transistors and 0I  is the bias 
current. From Equations (2.10), (2.12) and (2.13), the overall gain of the VGA can be 
given by [6]   
( )
( ) 13,1213,12
14,1114,11
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g
g
A ==
−
−  (2.14) 
Under the condition 13,1214,11 )/()/( MM LWLW = , from Equations (2.12), (2.13) and 
(2.14), the gain of the VGA in Figure 2.6 is expressed as [6] 
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 where )(1,)(2 20 THBIASTHBIAS VVaVVIk −=−= β  and LWCoxn /µβ = .   
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 Figure 2.8: Simulated gain versus the control voltage of the VGA shown in Figure 
2.6 [6] 
Figure 2.8 and Figure 2.9 show the simulation results of the VGA in Figure 2.5 and 
Figure 2.6. As shown in Figure 2.9, the bandwidth of the VGA increases as a result 
of the extension load but it is not constant.     
 
Figure 2.9: Simulated gain versus frequency at the different gain setting of the VGA 
shown in Figure 2.6 [6] 
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2.1.3 The VGA Circuit-3 
Figure 2.10 and Figure 2.11 show the unit cell and whole circuit of the VGA in [4], 
respectively. The output resistance of the cascode configuration is higher, so is the 
gain. Moreover the input capacitance is lower because of small Miller multiplication 
than that of the simple common source amplifier. Thus, this configuration is 
commonly used to obtain a wideband VGA [4]. The circuit in Figure 2.10 is 
composed of a common-source transistor M1, a common-gate transistor M2, and a 
source load transistor M3. The output resistance and the gain of this circuit are 
expressed as     
( ) 3122 //]1[ oomoo rrgrR +=  (2.16) 
( )( )[ ] 3131221 //1 omoomomv rgrrgrgA −≈+−≈  (2.17) 
where, gm1, gm2 and gm3 are the transconductance and ro1, ro2 and ro3 are the output 
resistance of M1, M2 and M3, respectively. As shown in Equation (2.17), gain can be 
controlled via gm1 by controlling the gate voltage of M2, VGG2 [4].      
 
Figure 2.10: A cascode configuration [4] 
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When the input transistor M1 is in triode region, the drain current and gm1 of M1 can 
be given by  
( ) 1111 2 DS
DS
THGS
oxn
DS V
VVV
L
WC
I 
	





−−=
µ  (2.18) 
11 . DSm Vg β=  (2.19) 
where, )(0 11 THGSDS VVV −<<  and LWCoxn /µβ = . 
 
Figure 2.11: The VGA based on cascode configuration in Figure 2.10 [4] 
When the input transistor M1 is in saturation region, the drain current and gm1 of M1 
can be given by 
( )211 2 THGS
oxn
DS VVL
WC
I −=
µ  (2.20) 
( ) 111 .2 DSTHGSm IVVg ββ =−=  (2.21) 
where, )( 11 THGSDS VVV −> . 
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When the input transistor operates in triode region, the transconductance of M1 can 
be controlled by the drain-source voltage of M1. From Equations (2.18) and (2.20), 
the drain-source voltage of M1 can be expressed as [4]  
1
2
21 ++= xx
DS VV
A
V  (2.22) 
where, β
DSIA
2
=  and 
2
1
2
)( 122
−
−−−
=
A
VVVV
V THinTHGGx . From Equation (2.17), 
that result can be obtained; the gain of the circuit can be controlled via controlling 
VDS1 when input transistor is in triode region. Right side of Equation (2.22) is in the 
form of an inverse hyper-tangent function. Its Taylor’s series can be given by [4] 
xV
xxxx eVVVV ≈+++=++ .........!2
1
!1
111 22  (2.23) 
20 dB linear-in-dB gain can be obtained using Equation (2.22) for 1|| ≤xV . Thus, the 
overall gain characteristic can be obtained as linear in dB. 
The VGA in Figure 2.11 is a differential pair which is adopted from cascode block in 
Figure 2.10. An active inductive load is used for wide bandwidth, and cascode 
configuration also increases the bandwidth [4]. In this circuit, M1 and M7 operate in 
triode region and M2 and M8 operate in saturation region. The gain of the VGA in 
Figure 2.11 can be calculated as [4] 

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The dominant pole comes from the output node. The output impedance and 
capacitance are nearly constant. Therefore, the bandwidth of the VGA is constant 
with respect to the control voltage.        
2.1.4 The VGA Circuit-4 
Figure 2.12 shows the architecture of the VGA in [1]. This architecture consists of 
three VGA cells, a fixed gain amplifier at the output, an exponential control voltage 
generator and a dc offset canceller. To obtain a dB-in-linear gain characteristic, the 
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external control voltage VEXT must be changed to internal VC, which has an 
exponential characteristic. The control voltage generator circuit inverts an external 
control voltage to an internal control voltage.   
 
Figure 2.12: Architecture of the VGA [1] 
The VGA cell is shown in Figure 2.13. This circuit is composed of a cascode 
topology, which reduces the Miller effect and increases the bandwidth. And also, the 
bandwidth extension load is used to increase the bandwidth. The input transistors, 
M1 and M6, operate in triode or saturation region depend on internal control voltage 
VC. When these transistors operate in saturation region, a high gain is get. If the input 
transistors are in triode region, a low gain is get. The variable gain is obtained via the 
transconductance of the input transistors, gm1 and gm6. The transconductance in triode 
and saturation region of the input transistors can be given by Equations (2.19) and 
(2.21), respectively.        
A load network is composed of active loads (M3, M8, R1, C1), bleeding current 
sources (M4, M9), and dc level sensing transistors (M5, M10) [4]. The dc level sensing 
transistors and Common Mode Feedback (CMFB) circuit bias the bleeding current 
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source transistors. The output impedance of the bleeding current sources and dc level 
sensing transistors are high enough to ignore when calculating the load impedance. 
Therefore, the output impedance is determined by the output impedance of the active 
load [1]. 
 
Figure 2.13: The VGA schematic in [1] 
The small-signal equivalent circuit of the bandwidth extension load of the VGA in 
Figure 2.13 is shown in Figure 2.14. From the small signal equivalent circuit, the 
output impedance can be given by [1]  
( )[ ]
( ) ( )[ ]
( )[ ]GSGDGDo
mGDmGDoGSGD
GSGDo
O
CCCCCRrs
RgCRgCCCrCCCRssD
sD
CCCsRr
Z
+++
+−+++++=
+++
≅
111
2
111111
11
4
1)(
)(
12
 
(2.25) 
where gm is the transconductance, ro is the output resistance, CGD is the gate-drain 
capacitance, and CGS is the gate-source capacitance of M3 or M8. From Equation 
(2.25), the output impedance is nearly equal to or2  at the low frequency region. In 
the high frequency region, the output impedance does the peaking like an inductance 
load. This load has a zero point at the frequency ( )GSGDz CCCR ++= 111ω  [1].      
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Figure 2.14: Small-signal equivalent circuit of the bandwidth extension load of the 
VGA in Figure 2.13 [1]  
As shown in Figure 2.15, the active load acts like an inductance at the high 
frequency, and boosts the gain. As shown in Figure 2.15, 3-dB frequency can be 
extended using the value of the capacitor C1 [1].        
 
Figure 2.15: Frequency response of the VGA using a gain boosting technique with 
various C1 values (10~50 fF) 
The overall gain of the VGA cell can be expressed as [1] 
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Omv ZgA 1−≈  (2.26) 
Figure 2.16 shows the measured and simulated gain characteristics of the circuit in 
Figure 2.12.  
 
Figure 2.16: Measured and simulated gain characteristics with temperature variation 
of the circuit in Figure 2.12 at a test frequency of 100 MHz [1] 
2.1.5 The VGA Circuit-5 
In Figure 2.17, low voltage VGA topology and subcircuit schematic are shown. This 
topology is composed of a VGA cell, five post amplifiers, an offset extraction circuit 
and an output buffer. The post amplifiers are required to get sufficient gain to 
increase sensitivity. To overcome the dc offset voltage, which occurs because of 
device mismatch, the dc offset canceling feedback circuit is needed. This circuit is a 
low pass filter. A high-speed output buffer is used to drive off-chip loads [8]. 
In the post amplifier stage, MOS-L is used for bandwidth extension [9]. MOS-L has 
an inductive characteristic at the high frequency. A post amplifier stage has 6 dB 
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voltage gain and a bandwidth higher than 10 GHz. The low pass filter in dc offset 
cancellation circuit consists of a PMOS transistor operating in triode region, acts as 
resistor, and an NMOS transistor as a capacitor. Its drain, source, and body are 
connected to ground. The output buffer consists of two stages to drive off-chip loads. 
The last stage has 5 mA tail current and inductive loads [8].               
 
Figure 2.17: Low voltage VGA topology and subcircuit schematic [8] 
Figure 2.18 (a) shows the Gilbert type four-quadrant multiplier which is used to 
obtain a linear gain characteristic with respect to the control voltage VC because the 
product of the two inputs gives its output [10]. The output signal can be given by [8] 
( ) ( )
( )( )
−+−+
−+−+
−−=
−−=−
ininCCm
ss
ininmmoo
VVVVg
I
VVRggVV
2,1
6,54,3
2
β  (2.27) 
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where, gm3,4 and gm5,6 are the transconductance of the input transistors, gm1,2 is the 
control transistor’s transconductance and Iss is the tail current. All transistors operate 
in saturation region and these three differential pairs act as linear transconductors. 
The conventional cascode Gilbert cell structure implementation has two difficulties. 
It needs a high supply voltage and it has a low tuning range of the control voltage 
because the gain polarity is not constant with the control voltage [8]. The gain 
polarity is different when gm3,4 is lower than or higher than gm5,6. When the control 
voltage changes, difference of gm3,4 and gm5,6 causes the polarity changes of the 
voltage gain.     
 
Figure 2.18: (a) Conventional Gilbert cell (b) Folded VGA structure [8] 
Figure 2.18 (b) shows the proposed VGA in reference [8] to solve the drawbacks. To 
solve the high voltage requirement of the cascode structure, the folded structure is 
used instead of bottom differential pair of the original Gilbert cell. A constant current 
source which is greater than Iss eliminates the polarity change. Using this current 
source, one of the differential pair’s transconductance is always greater than the 
others’, within entire control voltage range. Thus, this increases the tuning range of 
the VGA with respect to the control voltage [8]. 
The voltage gain; Av, can be obtained from S-parameters as Equation (2.28) [8]. 
( )( ) 12212211
21
11
2
SSSS
SAv +−+
=  (2.28) 
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Figure 2.19: Voltage gain versus control voltage VC [8] 
The measured voltage gain versus control voltage is shown in Figure 2.19. The 
voltage gain of this circuit is linear-in-magnitude. The control circuit of the folded 
VGA in Figure 2.18 (b) is a differential pair with a linearization technique. Tail 
current is followed to one of the input differential pair by the control circuit’s 
differential pair, and the variable gain is obtained. This control circuit does not 
generate an exponential function. It generates a linear function. Thus, the variable 
gain has a linear-in magnitude characteristic.      
2.2 Challenges of the VGA 
CMOS processes are widely used for analog and mixed signal application circuits 
because of low price and high integration for digital circuits. Linear in dB gain 
control is an important challenge in the analog VGA because of CMOS transistors. 
An exponential control voltage is required to obtain linear in dB gain characteristic 
but CMOS transistors do not have an exponential characteristic so this is the most 
important challenge in CMOS processes. In spite of the facts that, in subthreshold 
region CMOS transistors have an exponential characteristic, it is commonly not 
preferred because of poor noise and bandwidth performance [11]. Thus, parasitic 
bipolar transistor, pseudo-exponential function generation, or second order 
approximation of Taylor’s series are widely used to overcome this challenge.  
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Wide tuning range is required to achieve high dynamic range. Approximation 
methods of the exponential function generation in CMOS technology are not valid in 
a wide range, so another challenge of the VGA is the wide tuning range. To extend 
the tuning range, two or three VGA cores are used as cascade, but this increases 
power dissipation.  
Bandwidth is another important specification for many applications. The bandwidth 
of many of the VGA concepts in CMOS technology is not high and constant. Gain of 
the VGA is controlled by the output impedance in many VGA circuits, but the 
dominant pole comes from the output node. Thus, the bandwidth is changed by the 
control voltage.  
IP3 (Third Order Intercept Point) of the VGA is significant for many systems because 
this affects linearity and dynamic range of the systems. The VGA’s IIP3 (Input Third 
Order Intercept Point) must increase when gain decreases and decrease when gain 
increases to get constant OIP3 (Output Third Order Intercept Point) and constant 
output power.   
Noise figure is another important specification for the VGAs, especially RF VGAs. 
Generally, RF VGA comes after the LNA at a receiver. Noise figure of the systems 
can be given by Friis equation     
)log(10 FNF =  (2.29) 
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where F1,F2 and F3 are the noise figure of the first, second and third stage, 
respectively. G1 and G2 are the power gain of the first and second stage, respectively. 
From this equation, noise figure of the receiver can be roughly equal to LNA’s noise 
figure plus that VGA’s noise figure divided by LNA’s gain if LNA’s gain is high 
enough. As a conclusion, VGA’s noise figure can be high when LNA’s gain is high 
enough.  
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3. PROPOSED VGA 
3.1 Introduction 
The folded VGA structure in Figure 2.18 (b) has a linear-in magnitude (not in dB) 
gain by control voltage because the control circuit generates a current that is linear 
function of the control voltage. To get a linear-in dB gain characteristic with respect 
to the control voltage, an exponential current that is an exponential function of the 
control voltage is required for the input differential branches because the gain of the 
folded VGA structure in Figure 2.18 (b) is changed by difference of these two 
branch’s transconductance. This difference is related to the tail current of the input 
differential branches, so an exponential gain characteristic can be get using an 
exponential tail current. The same result can be achieved from Equation (2.27). From 
Equation (2.27), if the control voltage has an exponential characteristic, a liner in dB 
gain characteristic is achieved. The same result can be obtained with an exponential 
transmission characteristic between two differential branches’ currents and the 
control voltage. Taylor series approximation is used for the exponential current 
generation.   
This structure has an advantage to get a constant bandwidth. The output node has the 
dominant pole and this node’s capacitance and impedance are not dependent to the 
control voltage so the bandwidth is constant by the control voltage. The output 
resistance limits the bandwidth of this circuit. Using MOS-L structure instead of 
resistance can extend the bandwidth. 
3.2 Block Diagram of the Proposed VGA Structure 
The proposed VGA block diagram is shown in Figure 3.1. This circuit consists of a 
VGA core, post amplifiers and an exponential current generator as a control circuit. 
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Figure 3.1: Block diagram of the proposed VGA structure 
3.2.1  The Proposed VGA Core 
Schematic of the VGA core is shown in Figure 3.2. This circuit’s main core is the 
folded Gilbert cell. R1 and M15 generate a constant bias current Iss. And Iexp current 
comes from the exponential current generator. These two currents are used to control 
gain. 
 
Figure 3.2: Schematic of the proposed VGA core 
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When sizes of the transistor M15 and M14 are equal, the drain current of bias 
transistor M15 is mirrored to the drain current of M14. Iss, drain current of M14 is 
mirrored to M12 using current mirror M13 and M12. The drain current of M10 is equal 
to Iexp because of equal size of M9 and M10. The drain current of M11, ID11, can be 
given by    
exp
101211
II
III
ss
DDD
−=
−=
 (3.1) 
where, ID12 and ID10 are the drain current of M12 and M10, respectively. This current is 
mirrored to M6 with multiplication factor k1. Thus, current flows through M6 is given 
by 
( )exp16 IIkI ssD −=  (3.2) 
And also, the drain current of M9, Iexp, is mirrored to M5 with multiplication factor 
k1. The drain current of M5 is given by    
exp15 IkI D =  (3.3) 
Using current mirror transistor M7 and M8, constant Iss+ and Iss- current are mirrored 
to first and second differential branches of the Gilbert cell with multiplication factor 
k3 and k2, respectively. The drain current of M7 is given by 
ssssD IkII 37 ==
+  (3.4) 
And the drain current of M8 is given by   
ssssD IkII 28 ==
−  (3.5) 
Using Equations (3.3) and (3.4), the drain current of the first input differential pair’s 
transistors, M1 and M2, can be obtained as 
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3exp1
7521
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DDDD
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=+==  (3.6) 
Using Equations (3.2) and (3.5), the drain current of the second input differential 
pair’s transistors, M3 and M4, can be given by 
( )
2
2exp1
8643
ssss
DDDD
IkIIk
IIII
+−
=+==  (3.7) 
Transconductance of M1 and M2 can be given by 
2
22 3exp12,12,12,12,1
ss
Dm
IkIk
Ig
+
== ββ  (3.8) 
where 2,12,12,1 / LWCoxµβ = . Transconductance of M3 and M4 can be given by 
( )
2
22 2exp14,34,34,34,3
ssss
Dm
IkIIk
Ig
+−
== ββ  (3.9) 
where 4,34,34,3 / LWCoxµβ = . From Equations (3.8) and (3.9), when all input 
transistor’s sizes are equal and ssII =exp , transconductance of the input transistors 
can be obtained as 
2
2 312,1 ssssm
IkIk
g
+
= β  (3.10) 
2
2 24,3 ssm
Ik
g β=  (3.11) 
From Equations (3.8) and (3.9), when 0exp =I , transconductance of the input 
transistors can be obtained as 
2
2 32,1 ssm
Ik
g β=  (3.12) 
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2
2 214,3 ssssm
IkIk
g
+
= β  (3.13) 
To eliminate the polarity changes, 4,32,1 mm gg >  in overall control range must be 
obtained. From Equations (3.10), (3.11), (3.12) and (3.13), following relations can be 
obtained.  
123 kkk −>  (3.14) 
213 kkk +>  (3.15) 
Multiplication factors are positive and using Equations (3.14) and (3.15), Equation 
(3.16) is obtained. 
123 kkk >>  (3.16) 
If multiplication factors are taken like in Equation (3.16), the polarity of the proposed 
VGA core’s gain does not change. 
From Equations (3.6) and (3.7), currents of the output load transistors can obtained 
as 
( )
2
321
423121
ss
DDDDLL
IkkkIIIIII ++=+=+==  (3.17) 
In Equation (3.17), all parameters are constant with respect to the control voltage. 
Thus, the output node’s impedance and capacitance are also not changed by the 
control voltage. In conclusion, the bandwidth of the proposed VGA core is constant. 
Under the estimation of impedance seen from the drain of the input transistor is high 
enough, gain of the VGA core in Figure 3.2 can be calculated as 
( ) ( )[ ] ( ) LOmmLOmmmmv ZggZggggA 4,32,124312
1
−=−−−≅  (3.18) 
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When the input transistors have equal sizes, from Equations (3.8), (3.9) and (3.18), 
gain can be calculated as 
( )
( )
LO
ssssss
LODDv
Z
IkIIkIkIk
ZIIA
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 (3.19) 
In Equation (3.19), β , Iss and ZLO are constant. From that, gain of the VGA core can 
be controlled using Iexp current. If this current has an exponential characteristic, gain 
characteristic can also be achieved like an exponential characteristic.      
3.2.2 Exponential Current Generator 
In CMOS technology, devices do not have an exponential characteristic. To obtain 
an exponential characteristic, an approximation method can be used. Taylor series 
approximation of an exponential function can be given by  
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a
x
a
e  (3.20) 
where a and x are the coefficient and the independent variable, respectively. If 
|ax|<<1, exponential function can be approximated by 
2
2
!2!1
1 xaxaeax ++≅  (3.21) 
 
Figure 3.3: Exponential current generator block diagram [12] 
The exponential current generator block diagram which realizes the Taylor’s 
approximation is shown in Figure 3.3. A linear V-I converter and a current squarer 
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are used to synthesize the second-order polynomial [13]. In Figure 3.3, to get the two 
currents K1Iin and K2Iin, the output current (Iin) of linear V-I converter is multiplied 
by K1 and K2, respectively. K2Iin signal is applied to the input of the current squarer, 
which has the transfer function as shown in Equation (3.42) and K1Iin is added to the 
output of the current squarer to form output current like in Equation (3.21) [12].  
The output current of the exponential current generator is expressed as [12] 
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where I0 is the bias current of the current squarer. To fulfill Taylor’s approximation 
of the exponential function as in Equation (3.21), coefficient a  and independent 
variable x  have to satisfy the following condition [12]  
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==  (3.24) 
It can be seen from Equation (3.24), if multiplying factors K1 and K2 are set properly, 
the exponential characteristic can easily be obtained. K1 and K2 can be implemented 
easily because these are current mirrors’ multiplying factor. Thus, the exponential 
characteristic depends only on process’s parameters [12]. 
3.2.2.1 Linear V-I Converter 
The principle of cross-coupling a matched MOS transistor pair with two identical dc 
floating-voltage sources as shown in Figure 3.4 can be used as the simplest and the 
most efficient way to implement a linear transconductor [14]. Drain currents of the 
MOS transistors in saturation region can be given by  
 32 
( ) 22THGSD VVI −= β  (3.25) 
where, GSV  is the gate-to-source voltage, THV  is the threshold voltage, and 
LWCoxµβ =  is the transconductance. The unwanted THV  term in Equation (3.25) 
can be eliminated by adding the two dc floating-voltage sources of value THX VV +  as 
shown in Figure 3.4 [15].  
 
Figure 3.4: Linear transconductor and square-law function circuit principle [15] 
The circuit in Figure 3.4 can be used to obtain a linear transconductor by subtracting 
the drain currents ID1 and ID2. The gate source voltages of M1 and M2 in Figure 3.4 
can be expressed as  
XTHidGS
XTHidGS
VVVV
VVVV
++−=
++=
2
1  (3.26) 
where 21 VVVid −= . Using Equation (3.25), the differential output current can be 
calculated as   
( ) ( )[ ]222121 THGSTHGSDD VVVVII −−−=− β  (3.27) 
 From Equations (3.26) and (3.27), the THV  terms cancel, resulting in 
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( ) ( )[ ]2221 idXXidDD VVVVII −−+=− β  (3.28) 
This can be reduced to  
idXDD VVII β421 =−  (3.29) 
which gives a linear transconductor [15]. 
In Figure 3.5, practical realization of the circuit in Figure 3.4 using flipped voltage 
followers is shown. The two flipped voltage followers are composed of transistors 
M3, M4 and M5, M6 and the dc current sources IB. The flipped voltage follower 
employs shunt-shunt feedback and this result to very low impedance at the source of 
M4. As a result, the gate-source voltages of M4 and M6 stay constant as V1 and V2 
vary [15].  
 
Figure 3.5: Practical realization of the circuit in Figure 3.4 using flipped voltage 
followers [15] 
Under the condition that M1, M2, M4 and M6 in Figure 3.5 have the same size, the 
linear transconductance can be given by [15]   
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ββ
B
ididBDD
IVVIII ≤=− ,421  (3.30) 
Using the circuit in Figure 3.5, the linear V-I converter and the current multiplier for 
the exponential current generator in Figure 3.3 are shown in Figure 3.6. Resistor R1 
and transistors M15 and M16 are used to obtain bias current. The drain currents of 
transistors M1 and M5 are used to obtain linear transconductor. The difference of Io1 
and Io2 is expressed as Iin. K2Iin can be obtained easily by arranging the proportion of 
current mirror transistors’ size (M8, M10 and M11, M12) as K2. And also, K1Iin can be 
get easily by arranging the proportion of current mirror transistors’ size (M8, M14 and 
M11, M13) as K1. Furthermore, K1 and K2 must be selected as in Equation (3.24).         
 
Figure 3.6: Linear V-I converter and current multiplier for exponential current 
generator in Figure 3.3 
3.2.2.2 Current Squarer 
The circuit in Figure 3.7 is composed of two identical MOS transistors M1 and M2. 
The gate-source voltages of M1 and M2 are equal to Va and Vb, respectively. V2, a 
constant voltage, is equal to sum of the gate-source voltages of M1 and M2. The drain 
currents of these transistors can be expressed as 
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( ) 221 THa VVI −= β  (3.31) 
( ) 222 THb VVI −= β  (3.32) 
and 
ab VVV −= 2  (3.33) 
The difference of the drain currents can be calculated as [16] 
( )( ) 22221 baTH VVVVII −−=− β  (3.34) 
The sum of the drain currents can be calculated as [16] 
( ) ( )( )22
2
212
221 2
2
4
1
TH
TH VV
IIVVII
−
−
+−=+ ββ  
(3.35) 
 
Figure 3.7: The basic two-transistor circuit of current squarer [16] 
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A current controlled biasing circuit is shown in Figure 3.8, this circuit supplies the 
sum voltage V2. The relation between the control current I0 and the voltage V2 can be 
expressed as  
( )220 24
1
THVVI −= β  (3.36) 
under the condition THVV 22 >  [16]. 
 
Figure 3.8: The biasing circuit of current squarer [16] 
The linear I-V converter, which is obtained by connecting the drain of M1 in Figure 
3.7 to its gate, is shown in Figure 3.9. The output voltage Vout, which is equal to Va, 
is obtained from the input current Iin flowing in to the circuit [16]. Using Equations 
(3.32)-(3.34), the input current can be calculated as     
21 III in −=  (3.37) 
and the output voltage as   
aout VV =  (3.38) 
The input current can be calculated as 
( )( )222 22 VVVVI outTHin −−= β  (3.39) 
 37 
 
Figure 3.9: The linear I-V converter [16] 
The current squaring circuit can be obtained by mirroring of I1 via transistor M3 and 
adding it to current I2 as shown in Figure 3.10. The output current can be given by  
21 III out +=  (3.40) 
 
Figure 3.10: The current-squaring circuit [16] 
Using Equations (3.37) and (3.40) into Equation (3.35) results [16] 
( ) ( )22
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2
2 2
2
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in
THout VV
IVVI
−
+−= ββ  (3.41) 
which gives a current squaring function. Using bias circuit of Figure 3.8 and 
Equation (3.36) into Equation (3.41), a simple expression is expressed as  
0
2
0 8
2
I
I
II inout +=  (3.42) 
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In order to keep all transistors in the ON state, the input current must be hold in the 
range  
04II in <  (3.43) 
The overall current squarer is shown in Figure 3.11. Resistor R1, transistor M1 and 
M2 are used to obtain bias current I0. The output current is mirrored via transistor 
M11 as Iout current. 
 
Figure 3.11: The overall current-squaring circuit 
The complete schematic of the exponential current generator circuit in Figure 3.1 is 
shown in Figure 3.12. This circuit generates the Iexp current of the VGA core circuit 
in Figure 3.2.  
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Figure 3.12: The exponential current generator circuit 
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3.2.3 Post Amplifiers  
Post amplifier circuit is shown in Figure 3.13. This circuit as a classical differential 
amplifier with MOS-L load for the bandwidth extension. Post amplifiers are required 
to increase the gain of the overall VGA circuit.   
 
Figure 3.13: Post amplifier circuit 
3.2.4 Bandwidth Extension Load  
The small signal model of the load impedance in Figure 3.2 is shown in Figure 3.14. 
To evaluate the impedance ZLO, a test voltage, vx, is applied to this node. The load 
impedance can be given by  
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x
x
LO i
v
Z =  (3.44) 
The current iR can be expressed as  
R
vv
i xgsR
+
=  (3.45) 
The current iR can be given by   
R
vv
ivsCi xgsRgsgsCgs
+
−=−==  (3.46) 
Under the condition ro is high enough to neglect, following expression can be written 
as 
0=++ xgsmCgs ivgi  (3.47) 
Using Equations (3.45) and (3.46) into Equation (3.47), load impedance can be 
calculated as  
mgs
gs
LO gsC
RsC
Z
+
+
=
1
 (3.48) 
This equation has a zero at the frequency 
gsRCpi2
1 .  
 
Figure 3.14: The small signal model of the bandwidth extension load  
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4. SIMULATION RESULTS 
This chapter includes schematic simulation results of the proposed VGA. The 
proposed VGA is designed in UMC 0.13µm CMOS process. Supply voltage of the 
proposed VGA is 1.2V and the overall power dissipation of the circuit is 16mW. The 
power dissipations of the proposed VGA’s blocks are shown in Table 4.1.  
Table 4.1: The power dissipations of the proposed VGA’s blocks 
 Linear V-I 
Converter 
Current 
Squarer 
VGA Core 
Post 
Amplifiers 
Power 
Dissipation 
0.6mW 0.36mW 7.2mW 7.9mW 
The output currents of the linear V-I converter in Figure 3.6 with multiplication 
factors K1 and K2 are shown in Figure 4.1. The bias current of this circuit, Ibias, is  
 
Figure 4.1: The output current of linear V-I converter circuit vs. VC 
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100µA. To obtain the exponential characteristic from the Taylor series 
approximation properly, the proportion of the multiplication factor K1 and K2 is 
designed like in Equation (3.24). As seen in Figure 4.1, the linear V-I converter 
works properly within a wide range of the control voltage, VC. A little difference 
occurs from the ideal characteristic at the end of the control voltage range. 
The output current of the current squarer circuit in Figure 3.11 is shown in Figure 
4.2. The bias current of this circuit, I0, is 50µA. The relation between the input 
current and the bias current should satisfy the condition in Equation (3.43) for proper 
operation of this circuit. The input current of this circuit is K2Iin. As seen in Figure 
4.1, absolute value of K2Iin is lower than 200 µA in -280 mV to 280 mV range of the 
control voltage. Thus, valuable current squaring operation is obtained in this control 
voltage range.     
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Figure 4.2: The output current of the current squarer circuit vs. VC 
Figure 4.3 shows the output current of the exponential current generator circuit, Iexp. 
As seen in this figure, a current that has the exponential characteristic is obtained 
with respect to the control voltage.     
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Figure 4.3: The output current of the exponential current generator vs. VC 
The normalized output current of the exponential current generator in logarithmic 
scale is shown in Figure 4.4. 22 dB normalized output current range was achieved. 
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Figure 4.4: The normalized output current of the exponential current generator vs. 
VC in logarithmic scale  
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The small signal gain of the proposed VGA versus the control voltage is shown in 
Figure 4.5. As shown in this figure, 27 dB gain control range was achieved. 21 dB-
linear of this range is achieved with error less than ± 1.5 dB over the range of VC 
from -200mV to 200mV.  
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Figure 4.5: Small Signal Gain of the VGA vs. VC 
The small signal gain of the proposed VGA versus frequency versus the control 
 
Figure 4.6: Small Signal Gain of the VGA vs. Frquency vs. VC 
 46 
voltage is shown in Figure 4.6. 3-dB bandwidth frequency of the proposed VGA is 
about 3 GHz. 3-dB bandwidth frequency is nearly constant with respect to the 
control voltage as shown in this figure. 
S-parameter analyses of the proposed VGA are done with differential 150 ohm input 
port resistance and differential 300 ohm output port resistance. The input and output 
impedance can be determined and redesigned when different values are needed for 
the requirements of the system’s blocks.  
Power gain (S21), input return losses (S11) and output return losses (S22) are shown in 
Figure 4.7 when the control voltage is 200mV. A resistance at the differential input is 
used to obtain input matching. When frequency increases, input return losses goes to 
zero because of input transistors parasitic capacitances. When the control voltage is 
200mV, S21 is 9.3 dB. 3-dB bandwidth frequency is 3 GHz. The input return losses is 
6 dB and the output return losses is 11 dB at 3 GHz. A peaking at the gain occurs at 1 
GHz because of MOS-L structure and this increases the 3-dB bandwidth frequency 
to 3 GHz.      
 
Figure 4.7: S-Parameters of the VGA @ VC = 200mV  
Figure 4.8 shows the S21, S11 and S22 of the proposed VGA when the control voltage 
is 0V. Gain is -1 dB at this control voltage. On the other hand, the return losses of the 
proposed VGA do not change.  
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Figure 4.8: S-Parameters of the VGA @ VC = 0 V  
Figure 4.9 shows the S21, S11 and S22 of the proposed VGA when the control voltage 
is -200 mV. Gain is -12.3 dB at this control voltage. 
 
Figure 4.9: S-Parameters of the VGA @ VC = -200mV  
Noise figure of the circuit is shown in Figure 4.10 at maximum gain condition. Noise 
figure is below 15 dB over the frequency range from 1 GHz to 3 GHz.  
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Figure 4.10: NF of the VGA at maximum gain condition 
In general, LNA, VGA and mixer comes respectively in a receiver system. A 
receiver example with noise figure and gain is shown in Figure 4.11. Using 
Equations (2.29) and (2.30), the noise figure of the example receiver can be 
calculated as 5.5 dB. From this result, if the gain of LNA is high, increasing on noise 
figure of the system is not high because of the VGA. This noise figure result is 
enough for Bluetooth and several tuner IC systems.       
   
Figure 4.11: An example receiver with gain and NF values of the blocks 
Figure 4.12 shows the input and output transient signal of the proposed VGA with 
1% THD (Total Harmonic Distortion) when the control voltage is equal to 0V. In 
general, the input signal range of a receiver has a range from -70 dBm to -20 dBm.     
-20 dBm means 32 mV sine wave signal in the 50 ohm system.     
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Figure 4.12: Input and output transient signal of the proposed VGA with 1% THD 
In Table 4.2, the simulation results of the proposed VGA are presented at three 
different control voltages. Gain has 21 dB in linear range, and 3-dB bandwidth 
frequency is constant over the control range. IP1dB is -8 dB at minimum gain setting 
and -28 dB at maximum gain setting. IIP3 has a range of -5 dBm to -19 dBm. These 
mean that the proposed VGA is a functional block as a VGA because IP1dB and IIP3 
increase when gain decreases.  
Table 4.2: The simulation results of the proposed VGA 
 VC = -200 mV VC = 0 V VC = 200 mV 
S21 (dB) -12.3 -1 9.3 
f3dB (GHz) 3  3 3 
Av (dB) -10.5 1 11.2 
IP1dB (dBm) -8 -17 -28 
IIP3 (dBm) -5 -11 -19 
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Performance comparison with other CMOS VGAs in the literature is shown in Table 
4.3. 3-dB bandwidth frequency of the proposed VGA is better than other VGAs in  
Table 4.3: Comparison of CMOS VGA performance 
 
This 
Work 
[3] [6] [4] [1] [8] 
Technology 
0.13µm 
CMOS 
0.18µm 
CMOS 
0.13µm 
CMOS 
0.18µm 
CMOS 
0.18µm 
CMOS 
0.18µm 
CMOS 
Supply 
Voltage (V) 
1.2 1.8 1.8 1.8 1.8 1.8 
Power 
Consumption 
(mW) 
16  6.48 8.1 23.04 20.52 40 
Gain range 
(dB) 
-10.5 ~ 
11.2 
-48 ~ 36 -34 ~ 20 
-24.9 ~ 
48.6 
-39 ~ 55 
-16 ~ 34 
(linear in 
magnitude) 
f3dB (GHz) 3 GHz 1 to 0.04 0.743 0.95 
0.9 to 
0.004 
2 
NF (dB) at 
maximum 
gain 
< 15  n. a n. a n. a 6.8 n. a 
IP1dB (dBm) 
at minimum 
gain 
-8  -22 n. a 16.4 -11 n. a 
IIP3 (dBm) at 
minimum 
gain 
-5  n. a. n. a n. a n. a n. a 
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the literature. And also 3-dB bandwidth frequency is constant with respect to the 
control voltage. As seen in Table 4.3, 3-dB frequencies of some VGAs are different 
at different gain settings. The gain range of the proposed VGA is low, but it can be 
increased with using two VGA core as cascade but bandwidth decreases. IP1dB of the 
proposed VGA is good enough when it is compared to IP1dB of the other VGAs.   
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5.  CONCLUSION 
The aim of this thesis is to review the theory and topologies of CMOS VGA in 
literature, and design a CMOS VGA. Linear in dB gain characteristic, wide tuning 
range, wide and constant bandwidth, IIP3, IP1dB and NF are the most important 
specifications of the VGA.  
The 3-dB bandwidths of CMOS VGA topologies in literature are not constant with 
respect to the control voltage. And also, they do not have wide bandwidth. To obtain 
constant 3-dB bandwidth characteristic, the folded Gilbert cell is used as the VGA 
core. MOS-L structure is used to increase 3-dB bandwidth. To get linear-in-dB gain 
characteristic in CMOS technology, pseudo exponential or Taylor series 
approximation methods are used in literature. In this design, an exponential current 
generator circuit is designed by using Taylor series approximation method. VGA 
core of the proposed VGA is folded Gilbert cell, so maximum gain of this core is not 
high. Therefore, three post amplifiers are used to increase gain.  
The proposed VGA is designed using Spectre circuit simulator and UMC 0.13µm 
CMOS process. 21 dB in linear gain range and 3 GHz constant 3-dB bandwidth are 
obtained. IP1dB and IIP3 are obtained as -8 dBm and -5 dBm at minimum gain setting, 
respectively. As expected, IP1dB and IIP3 decrease when gain increases.  
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